

RECORD OF ORAL HEARING  
UNITED STATES PATENT AND TRADEMARK OFFICE

---

BEFORE THE BOARD OF PATENT APPEALS  
AND INTERFERENCES

---

*Ex Parte* DAVID ROBERT BALDWIN

---

Appeal 2009-003677  
Application 09/591,225  
Technology Center 2600

---

Oral Hearing Held: August 11, 2009

---

Before MASHID D. SAADAT, KARL D. EASTHOM, and ELENI  
MANTIS MERCADER, *Administrative Patent Judges*.

ON BEHALF OF THE APPELLANT:

Robert O. Groover, III, Esquire  
CREATIVE/3DLABS/GROOVER  
P.O. Box 802889  
Dallas, TX 75380

The above-entitled matter came on for hearing on Tuesday, August 11, 2009, commencing at 9:00 a.m., at The U.S. Patent and Trademark Office, 600 Dulany Street, Alexandria, Virginia, before Victor Lindsay, Notary Public.

1 MS. BOBO-ALLEN: Calendar Number 31, Appeal Number 2009-  
2 3677, Mr. Groover.

3 JUDGE SAADAT: Thank you.

4 Are you Mr. Groover?

5 MR. GROOVER: Yes, I am.

6 JUDGE SAADAT: And we have read the record and you can start  
7 with your main point.

8 MR. GROOVER: Great. I'm sorry, say the last part of it again.

9 JUDGE SAADAT: You can start with your main point. We are  
10 familiar with the case and --

11 MR. GROOVER: Excellent.

12 JUDGE SAADAT: -- the Brief and everything.

13 MR. GROOVER: Let me, if I may, just preface with one brief note  
14 about the history of this case. This case has had six nonfinal Office actions  
15 over six different combinations of references with the same claims and with  
16 no RCEs. So we're still, I'm going to suggest -- don't have a reference which  
17 is very close. I would ask that if any of Your Honors wish to indicate a new  
18 reference to be applied and remand, which sometimes happens, please  
19 suggest special status. This case has been a long time getting to the Board.

20 JUDGE SAADAT: And the same references have been applied six  
21 times?

22 MR. GROOVER: No, no, six different sets of references have been  
23 applied.

24 JUDGE SAADAT: Oh, okay.

25

1 MR. GROOVER: And so this is now the eighth Office action that  
2 we're appealing from and, indeed, in this case there were new grounds of --  
3 well, new references brought up in the advisory action, which also I have  
4 never seen in my 30 years. So perhaps Your Honors have seen more  
5 extraordinary prosecutions, but I don't believe that I have.

6 I would suggest, Your Honors, the main point in this case is very  
7 simple. If we look at Figure 2 of the European reference supplied, the  
8 Kaiser reference, it's a short simple patent application, and what it shows is  
9 that it's about synchronizing the address translation and about the  
10 requirements of providing a copy of the appropriate page translation map so  
11 that you can have a local TLB for use by the graphics engine.

12 There has been some really puzzling argument, at least puzzling to  
13 me, that use of a translation lookaside buffer is the same as handling a page  
14 miss. That's not how I've understood virtual memory management for -- at  
15 least for my 25 years or so exposure to it, and we've pounded that point to  
16 death, I think. Do Your Honors have any questions about it? I'd be happy to  
17 discuss --

18 JUDGE EASTHOM: I think that's the central issue. You know, I  
19 guess the Examiner's saying that this Nachos reference kind of indicates a  
20 TLB page miss as somehow a page fault. And I think your point is that  
21 Nachos, the whole Nachos is -- involves a host processor. Is that --

22 MR. GROOVER: Nachos appears -- yes, Your Honor. Nachos  
23 appears to be a fairly startling development where they are using only a  
24 TLB, a fully associative memory, instead of an oral page table. So Nachos  
25 may be an old publication or a very specialist architecture.

1        Now in that case, if there is no page table, then, yes, it is possible to  
2        make an architecture where a TLB miss automatically implies a page fault.  
3        But by the same analogy, one might say that just because automobiles  
4        sometimes have wrecks, that does not imply that an automobile is a wreck,  
5        unless, of course, my daughter's driving it, so --

6        JUDGE EASTHOM: Maybe you can back up a little bit and --

7        MR. GROOVER: Please.

8        JUDGE EASTHOM: -- just explain exactly what you see as a page  
9        fault.

10       MR. GROOVER: Yes. Yes, Your Honor.

11       JUDGE EASTHOM: I know it would help us a little bit.

12       MR. GROOVER: So virtual memory -- and there's a lot of  
13       background context discussed in our own lengthy application and in the  
14       other even lengthier applications which it incorporates. In virtual memory  
15       management we're translating a virtual address to a physical address and the  
16       translation changes. So one of the basic types of caching -- so there's sort of  
17       two areas of memory management. One is cache and one is virtual memory  
18       management. TLB is simply a particular type of caching which is used to  
19       perform the virtual address translation rapidly. In fact, I glanced on Wiki  
20       this morning to make sure that I wasn't totally off in space, and they  
21       commented, yes, there's three basic types of caching, data instruction and  
22       TLB, and the Kaiser reference shows that quite clearly. So if virtual address  
23       such and such at the present corresponds to a certain physical address,  
24       Kaiser is related to the necessity for the graphics processor to be able to find  
25       out that table and quickly access it. In other words, Kaiser passes that work

1 off to the -- sorry, passes the tools to do the translation to the graphics  
2 processor so as not to require the host to pin down those correspondences  
3 during the whole time when the graphics processor is running a particular  
4 task.

5 Shall I go on more or is that --

6 JUDGE EASTHOM: I was -- just on a simpler level --

7 MR. GROOVER: Please.

8 JUDGE EASTHOM: -- the way I understand it, you have what you  
9 call disk memory or host memory, right? And that's a separate part from the  
10 -- if you have --

11 MR. GROOVER: Right.

12 JUDGE EASTHOM: So TLB doesn't recognize the address, the prior  
13 art would have to -- and it can't find -- I guess, if there's a TLB miss, even in  
14 Nachos, the virtual address won't match up to a regular address that points to  
15 the memory within --

16 MR. GROOVER: Those are two different steps, Your Honor.

17 JUDGE EASTHOM: Okay.

18 MR. GROOVER: Let's slow down a little bit and look at what the  
19 virtual memory system itself does. If you look at -- let's see, into the  
20 drawings of our application, which I apologize are rather ugly. Well, Figure  
21 1 is a, it appears a computer diagram, but let's refer to it for just a second.  
22 So we have a CPU, which in this one is at the -- good Lord, where is it?  
23 Right, 425.

24 JUDGE EASTHOM: Let's start --

25 MR. GROOVER: Yes, sir?

1 JUDGE EASTHOM: I mean, in your spec on page 8, you kind of say  
2 that -- and I know you and the Examiner talked about what this says, but it  
3 says "In particular, the present application discloses a computer system in  
4 which a graphics accelerator unit manages page faulting of texture data  
5 invisibly to the host processor. When a logical page fault occurs and the  
6 page of texture is in the second level of memory, i.e. the host's physical  
7 memory, it will be fetched in automatically by the graphics memory  
8 manager." So I take it to mean that a logical page fault means that this  
9 texture data that you're trying to find is in -- over by the host's memory. Is  
10 that incorrect?

11 MR. GROOVER: Yes. Yes, Your Honor. There's two places -- well,  
12 sometimes. There are two places where the texture memory can reside, and  
13 our application goes into that. The texture data may have already been  
14 downloaded into the graphics accelerator, in which case it's in the local  
15 specialized memory, or it may still be sitting out in the host's physical  
16 memory. Now when we refer to host's physical memory, that does not  
17 include going to disk. Going to disk is still a third stage.

18 JUDGE EASTHOM: Oh, okay.

19 MR. GROOVER: That is referred to as bulk memory. So in other  
20 words, we will have dedicated memory on the graphics card, which these  
21 days might be a gig or so. We will have the host's own semiconductor  
22 memory, which these days might be, depending on how much you pay,  
23 might be more gigs. And then we will have the disk itself, which these days  
24 might be a terabyte or so. So typically, when you have an active -- and it's  
25 sort of a like a hierarchy of caching in that you want to have the most

1 frequently accessed data closest to the graphics processor, because, of  
2 course, part of what drives this whole area is that graphics processing is  
3 extremely data transfer intensive. So in a graphics card -- and I'm sorry we  
4 don't have a drawing, I think, which -- if you look at our Figure 3, this would  
5 show an example of a graphics card. Yes. So we have some local memory  
6 on the left side. We have a core, which is doing various applications very  
7 fast. It has got interfaces to the, you know, general purpose bus as well as  
8 the dedicated memory bus, as well as other dedicated memory buses. So in  
9 that graphics card, you hope that as much as possible of the fast data  
10 shuffling is going to happen with the local memory. So when you hit your --  
11 so, for instance, when your graphics processor starts a task and hits the  
12 translation lookaside buffer, that should contain data which will let it find  
13 out whether the current requested piece is local or not. If it isn't local -- and  
14 here comes part of the difference from the prior art. If it isn't local, then our  
15 implementation allows the graphics processor to go out and sneak under the  
16 host processor's nose and pull in what it needs.

17 JUDGE EASTHOM: Well, if it isn't local, that's a page fault?

18 MR. GROOVER: Yes. If it's not loaded into the current working set,  
19 that's a page fault. So for instance, your graphics processor will be happily  
20 chugging along using virtual addresses and finding some of that data in its  
21 local memory. But if it's not in the local memory, then we have to go out to  
22 main memory, which slows things down, partly because the graphics  
23 processor doesn't have first priority on the main memory and, you know, bus  
24 latency and other such. So that would be a page fault.

25

1       Now let's back up and look at Kaiser. Kaiser, you can see from the  
2 title, you can see from the claims, you can see from --

3       JUDGE EASTHOM: Well, I know Kaiser -- I don't want to belabor  
4 the issue. I know Kaiser, specifically, you know, defined a page fault and  
5 it's different from a TLB miss, and --

6       MR. GROOVER: Yeah.

7       JUDGE EASTHOM: -- a page fault, he is interrupting the processors.

8       MR. GROOVER: Right.

9       JUDGE EASTHOM: I understand that argument.

10      MR. GROOVER: Right. Right.

11      JUDGE EASTHOM: I think the Examiner's argument is that this  
12 TLB miss -- I don't really totally understand his argument, to be honest with  
13 you. It seems that he's saying that if there is a TLB miss, that this graphics  
14 processor in Kaiser is going to go look elsewhere for it. That's the crux of  
15 the issue, I think, isn't it?

16      MR. GROOVER: Your Honor, Kaiser doesn't even show the data  
17 path. All Kaiser is showing is the address translation path. If you look -- in  
18 fact, if you look at Kaiser --

19      JUDGE EASTHOM: In other words -- he's showing the translation  
20 path. So I guess you're saying that the path is going to be just looking for  
21 data that's local no matter what, if it's a TLB miss?

22      MR. GROOVER: Even narrower than that. Kaiser is about -- if you  
23 look at the bottom left of Kaiser's Figure 2. We have that local TLB, but we  
24 also have a TLB sync input because we have to keep the page mappings in  
25 this buffer 226 synchronized with the main page table that's out in system



1 memory. So when it shows a connection into memory 24, what it's  
2 specifically talking about is to synchronize the page tables. If you look at  
3 the last half column of Kaiser, it talks about there's some additional  
4 mechanism required, and then Kaiser goes into how the R bits and C bits are  
5 used. But all of that, all of that, as far as I can tell, is purely related to  
6 getting an effective address.

7 Now, what happens with the effective address, that's not shown.  
8 That's not on this diagram at all. The only connection to main memory we  
9 see is from the page table buffer and -- well, I don't know what that  
10 additional input is. Kaiser's a very short publication and it specifically  
11 references all the other power PC documentation. You know, that's a huge  
12 volume. And if there is something in that huge volume that said, that  
13 anticipated our invention, I'd like to see it. But this is not showing -- in fact,  
14 it's specifically not showing full memory management on the graphics  
15 engine. In other words, the host defines the translation table and allows the  
16 graphics engine to keep a local copy of it, as best I can tell.

17 Am I answering that, Your Honor, or --

18 JUDGE EASTHOM: So the -- I thought the Examiner's -- so your  
19 position is, is that even the TLB is managed by the host? I didn't really pick  
20 up that argument before from you.

21 MR. GROOVER: The TLB -- if you look at how it talks about when  
22 there is a TLB miss, and we go into table walk logic -- that's conventional.  
23 That's how you would normally update a TLB in a virtual memory system.  
24 That goes to the page table buffer. Well, what the page table buffer for is for  
25 synchronizing the page table as between the host and the card.

1 JUDGE EASTHOM: The page table, is that a page of data or is that  
2 the page of addresses?

3 MR. GROOVER: Perfect question. The page table is the master map  
4 of translation from virtual to physical. So the page table is your basic map  
5 to do this translation. The TLB is just a local cached copy. So anytime you  
6 have to do a table look up, you're losing cycles. But if you -- the TLB is to  
7 do the ones that are local as fast as possible.

8 JUDGE EASTHOM: So the TLB is also an address exchanger, if you  
9 will?

10 MR. GROOVER: Yes.

11 JUDGE EASTHOM: But it has to access the page table buffer to --

12 MR. GROOVER: Well, it has to be updated. So in other words, the  
13 relation between -- and this is what I meant about caching. The relation  
14 between the TLB and the page table is a caching relation. The TLB is just  
15 keeping the most recently used part of your page table close to the processor  
16 so you can make the translations you need as fast as possible.

17 JUDGE EASTHOM: Okay. And, now, if there's a TLB miss, would  
18 this graphics processor -- what happens then? What happens --

19 MR. GROOVER: If there's a TLB miss, then you have to update your  
20 TLB. So you would use -- in this example, your table walk logic would  
21 update that from the page table buffer. But all this is just about updating the  
22 page table and the more local version of it.

23 JUDGE EASTHOM: And then what would happen? You would  
24 update it and then go into local memory to find the data you need or --

25

1 MR. GROOVER: Well, there's a couple of ways that could happen  
2 from that. Probably, if you have to update it, it's not in local memory. This  
3 is the point where Kaiser is, as far as I can tell, is at the point of further  
4 deponents sayeth not.

5 JUDGE EASTHOM: Say that again. I'm sorry.

6 MR. GROOVER: This is the point where Kaiser is, to make a lawyer  
7 joke, is at the point of further deponents sayeth not.

8 JUDGE EASTHOM: Oh, I got you.

9 MR. GROOVER: In other words, once there is a correct translation  
10 there, now your graphics engine is going to have a correct physical address,  
11 which might be a local physical address or it might be it has to make a DMA  
12 hit and get a block of memory loaded into -- you know, there's some vague  
13 language about that. That part is mostly not what Kaiser is about. So I'm  
14 guessing that either it is according to the -- you know, either a conventional  
15 access or something according to the power PC system, and I think we  
16 would have heard about it if this were in power PC.

17 So, you know, could there be a better reference than this? I hope so.  
18 If Your Honor -- you know, we don't know of one. If Your Honors learn of  
19 a better reference, we'd love to know about it. But this has been a long and  
20 frustrating prosecution and we're not still at all close to the invention that I  
21 can see.

22 Let me -- sorry?

23 JUDGE SAADAT: I don't have a question.

24 MR. GROOVER: Let me mention one thing, Your Honors. I have  
25 asked myself, you know, why has this particular case gone through eight

1 Office actions without any RCE. If it's not my winning personality, then I  
2 have guessed that it might be that Claim 1. You know, Claim 1 is an  
3 extremely short claim. I think that we're entitled to it, but, you know, some  
4 Examiners -- well, you very seldom see a two-line claim in the predictable  
5 arts. So let me offer at this point, if this would simplify issues, we would be  
6 happy to cancel Claim 1 right now without prejudice. All of the other  
7 claims, you can see, are much more detailed and hardware-ish. Would that  
8 perhaps simplify consideration? No promises, understand.

9 JUDGE SAADAT: Well, we just consider --

10 JUDGE EASTHOM: What did you say? We deponents not --

11 JUDGE SAADAT: We can't cancel claims. We can't allow claims.

12 MR. GROOVER: Oh, I'm sorry?

13 JUDGE SAADAT: The Board doesn't have the authority to cancel  
14 claims or allow any claim.

15 MR. GROOVER: I believe that I can cancel that claim at oral  
16 argument. I have done this before and I have been reassured by Board  
17 judges that it is possible. If this would simplify the case, I would be -- you  
18 know, part of what I've been asking myself is somebody has strong feelings  
19 on this case and perhaps it's because I have got such an extremely short  
20 claim. And, you know, I don't need to be bravure about this. So if it would -  
21 - unless you're going to tell me stop, no, no, then I'm offering hereby to  
22 cancel Claim 1 and its dependents right now without prejudice.

23 JUDGE MERCADER: Counsel, can you tell us, in Claim 1 we  
24 noticed wordings that it didn't appear in other claims even though Claim 1 is  
25 pretty short, the invisibly part.

1 MR. GROOVER: Right.

2 JUDGE MERCADER: So why -- is that an important feature, and if  
3 that's important, why isn't it in the other independent claims?

4 MR. GROOVER: It is a -- that feature does actually appear in some  
5 other claims, Your Honor, and let me -- we have quite a few independent  
6 claims in this case. Right. Some of the other claims use a key word of  
7 automatically.

8 JUDGE MERCADER: But is automatically the same thing as  
9 invisibly? I don't think so, correct?

10 MR. GROOVER: I will happily keep the -- right, Claim 3, for  
11 instance, specifically says invisibly, and --

12 JUDGE MERCADER: Claim 3 does?

13 MR. GROOVER: Yes. Right at the very last line. As does Claim 14.

14 JUDGE EASTHOM: I think 15 does. I had a list. I think some of  
15 your claims have page faulting and invisibly, and the independent claims  
16 that don't have page faulting also don't have invisibly, I don't think.

17 MR. GROOVER: Okay. So, you know, page faulting is an  
18 established term. It's been known for decades. There's not any -- you know,  
19 not that I've ever seen, any serious technical dispute about what that term  
20 means. You know, this stuff comes at least from the IBM 370 work which  
21 was in the early '70s, I think. So I would respectfully submit that the  
22 language is clear enough.

23 And also, remember, that after eight Office actions, you know, we've  
24 been sand-bagged with this new reference in the advisory action. I've never  
25 seen a new reference in an advisory action.

1 JUDGE EASTHOM: Well, I -- with all due respect to you, I think  
2 he's just trying to, you know, determine what the -- he's using it as an  
3 evidentiary reference to maybe figure out how broad he can stretch the word  
4 page faulting.

5 MR. GROOVER: Yes, Examiner. But as -- yes, Your Honor. But --

6 JUDGE EASTHOM: That's all right. I'm used to that.

7 MR. GROOVER: But if the Examiner brings in something at such a  
8 late stage, we can't adduce evidence to reply to it. That's very important. If  
9 there's, you know, real contest about that, you know, we can bring in expert  
10 witnesses. We can bring in copies of books. Some of the books that are  
11 referred to in, I think, you know, that same Nachos things are, you know,  
12 books I've got on my shelf and which I incorporated reference in the --  
13 into this application, so it's not -- you know, this is not mysterious  
14 technology. Because the chip manufacturers have to put out datasheets,  
15 there's not much secret technology in this particular art.

16 JUDGE EASTHOM: Well, I wasn't real -- I wasn't -- I didn't think  
17 the Examiner -- I mean, after reading both the arguments, it seemed to me  
18 that your argument is that even in Nachos when they refer to page fault, the  
19 host processor's involved. Is that -- am I not --

20 MR. GROOVER: Nachos is an odd one because the TLB is smashed  
21 together. In other words, there apparently no page table at all, which is  
22 puzzling. Does the host processor have anything to do with that? I don't  
23 know Nachos well enough to make any definite assurances.

24 JUDGE EASTHOM: What does -- when it refers to the operating  
25 system in Nachos, are you -- what does -- what are they talking about there?

1 MR. GROOVER: Well, so Nachos talks about, I think, if there's a  
2 page fault twice, then you would have to branch to an operating system.  
3 That's basically, as I understand it at least. That's a normal provision where  
4 if you have a stuck-at fault -- in other words, if your process is trying to  
5 access a certain memory over and over and over again, then the OS is going  
6 to need to respond to that with some error response, which will range into a  
7 higher level error handling routine. So I don't think that relates to anything  
8 like what we're talking about.

9 JUDGE EASTHOM: So, specifically, when the Examiner says that  
10 Nachos shows that a TLB miss can be a page fault, what is your response to  
11 that? I thought --

12 MR. GROOVER: The simple answer is that cars can have wrecks,  
13 but a car is not the same as a wreck. You know, Nachos has combined two  
14 things and -- surprisingly. And, therefore, if you have a TLB miss, because  
15 there's nothing else, that in Nachos' particular context means a page fault.  
16 But that's not normally true. And the concepts are very different. Our reply  
17 brief, I think, goes into some pretty good detail on that.

18 JUDGE EASTHOM: I thought the point of your reply brief was that  
19 Nachos involved a processor with a TLB, but maybe I missed the point.

20 MR. GROOVER: The point of our response to Nachos, if I can  
21 paraphrase it, is that Nachos appears not to have a page table. So, normally,  
22 the TLB -- and, in fact, you might say it the other way. Although Nachos  
23 doesn't use these words, you could say that Nachos doesn't have a TLB. In  
24 other words, normally, the TLB is a cache of the page table. But in Nachos,  
25 that doesn't happen. They're smashed into the same thing. And, therefore,

1 normally you go through your TLB, you go in your page table, and then if  
2 it's not there, you have a page fault. But because in Nachos there's no  
3 separation there, a miss becomes a page fault.

4 JUDGE EASTHOM: Oh, I understand.

5 MR. GROOVER: Okay. So that's -- that is simply because of the  
6 peculiarity in Nachos. And, again, if the Examiner is trying to suggest that a  
7 TLB miss is the same as a page fault, well, you know, we can respond to  
8 that, you know, but we were never given a chance. And we're not allowed to  
9 put any evidence with our Reply Brief. We tried to be pretty definite in our  
10 arguments, but, you know, we're not allowed to put in any evidence for this,  
11 you know, last minute assertion.

12 May I ask, Your Honors, before I run out of time, is there any  
13 question or doubt about the question of two memory management units? In  
14 other words, that there is virtual memory management going on on the host  
15 and, according to Claim 3 and that whole family of claims, we also have a  
16 memory manager -- the Examiner misquoted our language, by the way, but  
17 we do have a second memory management unit in the localized graphics  
18 card, which can do its own independent operations.

19 JUDGE MERCADER: Invisibly.

20 MR. GROOVER: I'm sorry?

21 JUDGE MERCADER: Is that the term invisibly that you use?

22 MR. GROOVER: No, Your Honor. If you look at Claim 3, for  
23 instance. Sorry. We printed these with a page break in them, I see. If we  
24 look at Claim 3, we have a CPU with main memory. We have first memory  
25 management, which virtualizes the main memory, with reference to at least a



1 bulk -- one bulk storage. That would be the disk, for instance. And we have  
2 a graphics accelerator, which has dedicated graphics memory and a second  
3 memory management which virtualizes -- well, performs page faulting of the  
4 texture data invisibly. So, yes, you're correct, Your Honor, that that does say  
5 that the second memory management unit is operating invisibly to the CPU.

6 JUDGE MERCADER: So in the other claim when you referred to  
7 automatically, when you say automatically, is that your intent to say  
8 invisibly? That they're intended to be --

9 MR. GROOVER: I guess if I were to translate that into a longer  
10 phrase, I would say without intervention by the CPU. I think it works out to  
11 the same in this context. But nothing has to be done, nothing has to be  
12 initiated by the CPU. Whereas, you know, again, in Kaiser, which is not  
13 very close art, there are certain things that the CPU has to do. For instance,  
14 the CPU has to initiate some of the synchronization. And if this goes to -- if  
15 this does hit a page fault and call for CPU handling, as is just briefly  
16 mentioned, then the CPU will have to handle that and return or -- return  
17 control to the graphics engine.

18 JUDGE EASTHOM: Are you -- you're not suggesting that your --  
19 well, I don't know, your -- I understand the part about the page fault being  
20 invisible. But you're saying any other syncing with the graphics engine in  
21 Kaiser would be something that isn't invisible to the host? Are you -- doesn't  
22 your graphics processor have some communication with your host?

23 MR. GROOVER: Yes, indeed. Yes, indeed. But our graphics  
24 processor, as I colorfully said, our graphics processor, if it needs something  
25 from main memory, it's able to sneak out and get it.

1 JUDGE EASTHOM: Right. That's the invisible part of the --

2 MR. GROOVER: Right. But also it can do that without any help  
3 from the host. In other words, we have -- let's look back at Claim 3. We  
4 have a first memory management and then we have a second memory  
5 management which manages texture data and performs page faulting -- I'm  
6 sorry, you were asking about the automatically one. Let's go down to Claim  
7 4 then, please. Excuse me. Last paragraph of Claim 4, when the graphics  
8 accelerator attempts to access texture data which is in the host's physical  
9 memory, the graphics memory manager fetches that automatically, i.e., it  
10 doesn't have to be prompted by anything. This is one of the different ways  
11 to look at the implications of its having its own memory management.

12 And, Your Honors, I apologize for the diversity of claims in this case.  
13 I had, frankly, expected we were going to get restricted out long ago. But  
14 this is a pretty pioneering invention as best I can tell, and in those cases I try  
15 hard to find, you know, different perspectives to look at the new invention  
16 from. So that's why there's different language and different formulations in  
17 these numerous claims.

18 JUDGE SAADAT: Mr. Groover, your intention was to have terms  
19 invisibly and automatically mean the same thing or --

20 MR. GROOVER: Yes, Your Honor, I think so. At this point I'm not  
21 sure if I can say correctly what my intention was in 1999 and 2000 when I  
22 was writing this application.

23 JUDGE SAADAT: Let's talk about now, though.

24 MR. GROOVER: But, yes, I'm willing to specify now that we intend  
25 invisibly and automatically to mean the same thing. Your Honors -- sorry.

1 JUDGE EASTHOM: Well, thank you. It was very instructive.

2 JUDGE SAADAT: We -- or we think we understand.

3 MR. GROOVER: Okay. This is prosecution has not been a -- as far  
4 as bringing a case, let's say, to a point for clear definition of the issues, this  
5 prosecution has not been very focused in that respect. But we've tried to set  
6 forth our elements on this.

7 So at this time I don't need to cancel Claim 1 or you don't feel that  
8 would be --

9 JUDGE EASTHOM: I don't think -- I think with your argument, you  
10 focused your argument on the page faulting invisibly the host processor, and  
11 that's what Claim 1 is. I don't see how we could parcel it out from the other  
12 --

13 MR. GROOVER: Got it.

14 JUDGE EASTHOM: -- with a straight face, but --

15 MR. GROOVER: Okay. Your Honors, thank you very much.

16 JUDGE EASTHOM: Thank you.

17 JUDGE SAADAT: Thank you. Have a good day.

18 (Whereupon, the hearing concluded on August 11, 2009.)  
19  
20  
21  
22  
23  
24  
25